On-chip memory space partitioning for chip multiprocessors using polyhedral algebra
نویسندگان
چکیده
منابع مشابه
On-chip memory space partitioning for chip multiprocessors using polyhedral algebra
One of the most important issues in designing a chip multiprocessor is to decide its on-chip memory organisation. While it is possible to design an application-specific memory architecture, this may not necessarily be the best option, in particular when storage demands of individual processors and/or their data sharing patterns can change from one point in execution to another for the same appl...
متن کاملNahalal: Memory Organization for Chip Multiprocessors
-This paper addresses cache organization in Chip Multiprocessor (CMPs). We introduce Nahalal, a novel nonuniform cache (NUCA) topology that enables fast access to shared data for all processors, while preserving the vicinity of private data to each processor. Our characterization of memory accesses patterns in typical parallel programs shows that such a topology is appropriate for common multi-...
متن کاملAdaptive Zone-Aware Multi-bank on Chip last level L2 Cache Partitioning for Chip Multiprocessors
This paper proposes a novel efficient Non-Uniform Cache Architecture (NUCA) scheme for the Last-Level Cache (LLC) to reduce the average on-chip access latency and improve core isolation in Chip Multiprocessors (CMP). The architecture proposed is expected to improve upon the various NUCA schemes proposed so far such as S-NUCA, D-NUCA and SP-NUCA[9][10][5] in terms of average access latency witho...
متن کاملReducing Memory Bandwidth for Chip- Multiprocessors using Cache Injection
Current and future high-performance systems will be constructed using multi-core chips. These systems impose higher demands to the memory system. Lack of adequate memory bandwidth will limit application performance. To reduce memory bandwidth we propose to use cache injection of incoming network messages. The objective of this work is to demonstrate benefits of cache injection and provide a bas...
متن کاملCore to Memory Interconnection Implications for Forthcoming On-Chip Multiprocessors
Nowadays, there is a clear trend in industry towards employing the growing amount of transistors on chip in replicating execution cores, where each core is Simultaneous Multithreading (SMT). In order to appropriately connect such a growing number of on-chip execution cores to a shared cache subsystem, some traditional considerations regarding SMT should be re-
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IET Computers & Digital Techniques
سال: 2010
ISSN: 1751-8601,1751-861X
DOI: 10.1049/iet-cdt.2009.0089